CPU Port Contention Without SMT

Thomas Rokicki - Univ Rennes, CNRS, IRISA Clémentine Maurice - Univ Lille, CNRS, Inria Michael Schwarz - CISPA Helmholtz Center for Information Security ESORICS 2022 - 24/09/2022 Exploit subtle timing differences caused by the microarchitecture.

Cache attacks are the most famous, but most microarchitectural optimizations are targeted.



Exploit subtle timing differences caused by the microarchitecture.

Cache attacks are the most famous, but most microarchitectural optimizations are targeted.

Here: CPU Ports



Background: SMT



Simultaneous computation (Also called Hyper-Threading).

- Physical cores are shared in several (often 2) logical cores.
- Abstraction at the OS level.

Background: SMT



Simultaneous computation (Also called Hyper-Threading).

- Physical cores are shared in several (often 2) logical cores.
- Abstraction at the OS level.
- Hardware resources are shared between logical cores.

- Instructions are decomposed in micro-operations (μops) to optimize Out-of-Order computation.
- The decomposition of instructions into µops is deterministic.
- μops are dispatched to specialized execution units through CPU ports.



Background: Port contention¹



No Contention All the attacker instructions are executed in a row, fast execution time.

Contention Attacker instructions are delayed, slow execution time.

¹Aldaya et al. , Port Contention for Fun and Profit, S&P, 2019

- Port contention is also implementable in browsers with WebAssembly.
- Huge threat surface but restricted environment.
- We proposed a framework to determine the port usage of WebAssembly instructions.
- Spatial resolution on par with Prime+Probe.



²Rokicki et al. , Port contention goes portable, AsiaCCS, 2021

Countermeasures to SMT-attacks are starting to appear:

Countermeasures to SMT-attacks are starting to appear: Disable SMT (RedHat)

Countermeasures to SMT-attacks are starting to appear: Disable SMT (RedHat) Dynamic Sharing 3 .

 $^{^3\}mathsf{Taram}$ et al. , SecSMT: Securing SMT Processors against Contention-Based Covert Channels, USENIX 22

Countermeasures to SMT-attacks are starting to appear: Disable SMT (RedHat) Dynamic Sharing 3 .

Can we create port contention without SMT?

 $^{^3\}mathsf{Taram}$ et al. , SecSMT: Securing SMT Processors against Contention-Based Covert Channels, USENIX 22

We introduce Sequential Port Contention.

We introduce **Sequential Port Contention**.

Exploit parallelism at instruction level.

We introduce **Sequential Port Contention**.

Exploit parallelism at instruction level.

Creates contention on ports and exploits it without SMT.

instr1	instr1	instr1	instr2	instr2	instr2
--------	--------	--------	--------	--------	--------

(a) Grouped

instr1 instr	instr1	instr2	instr1	instr2
--------------	--------	--------	--------	--------

(b) Interleaved

instr1 instr1	instr1	instr2	instr2	instr2
---------------	--------	--------	--------	--------

instr1	instr1	instr1	instr2	instr2	instr2
--------	--------	--------	--------	--------	--------

instr1 instr	instr1	instr2	instr2	instr2
--------------	--------	--------	--------	--------

|--|

|--|

							ŝ										1	1									1												÷						1																۰.		۰.	
									ł.												1																																											
	n			÷			1								H		-												÷		-			1				1		H	ŀ						r			-	-						7	6	÷		~			
	L						-			-							1			L								>		ð	1			L			1	1	 . 6			-	L	4		4	L.	L,			-	۰.	4			L	T	 . 6		ð	T	 2		
i	i:	in	ins	ins	inst	inst	instr	instr1	instr1	instr1	instr1 i	instr1 i	instr1 in	instr1 in:	instr1 ins	instr1 inst	instr1 inst	instr1 inst1	instr1 instr	instr1 instr1 i	instr1 instr1 in	instr1 instr1 in	instr1 instr1 in	instr1 instr1 ins	instr1 instr1 ins	instr1 instr1 inst	instr1 instr1 inst	instr1 instr1 inst	instr1 instr1 instr	instr1 instr1 instr:	instr1 instr1 instr1	instr1 instr1 instr1	instr1 instr1 instr1	instr1 instr1 instr1 i																	instr1 instr1 instr2 instr2									instr1 instr1 instr1 instr2 instr2 instr2				

Cycle 5

Execution is never parallelized

Instructions use different ports





Instructions use different ports





Instructions use different ports





Instructions use different ports

str1 instr2 inst:	1 instr2 instr1	instr2
-------------------	-----------------	--------

inata1	inatro	inata1	inata?	in at m1	instr2:
INSULT	INSULZ	THRFT	INSULZ	INSULT	INSULZ

Instructions use different ports

instr1 instr2 instr1 instr2 instr1 instr2

The instructions create contention at the port level: slower execution

The execution is paralellized at port level: faster execution

Results - Execution time



Figure 8: Execution time for grouped vs. interleaved with different ports.

Results - Ratio of Execution time



Figure 9: $\rho_{grouped/interleaved}$.



Same idea but in WebAssembly.

Web

Same idea but in WebAssembly.



Web

Same idea but in WebAssembly.



Ratio is lower due to lowest-resolution timers / less control on port usage.

Allows for way more portability!

• CPU generations bring changes to the microarchitecture.



- CPU generations bring changes to the microarchitecture.
- Instructions can have different port usages between generations.



- CPU generations bring changes to the microarchitecture.
- Instructions can have different port usages between generations.
- If we can determine the port usage of these instructions from the web, we can guess the generation!



- CPU generations bring changes to the microarchitecture.
- Instructions can have different port usages between generations.
- If we can determine the port usage of these instructions from the web, we can guess the generation!
- Consolidate software attributes for fingerprinting⁴.



⁴Trampert et al. , Browser-based CPU Fingerprinting, Esorics 2022
Application to fingerprint - Framework



We need to find **distinguishers**, *i.e.*, pairs of instructions that:

- Exhibit different contention on different generations;
- Exhibit similar contention on different CPUs of the same generation.

Application to fingerprint - Framework



We need to find **distinguishers**, *i.e.*, pairs of instructions that:

- Exhibit different contention on different generations;
- Exhibit similar contention on different CPUs of the same generation.

Problem: We do not know how our WebAssembly instructions are translated.

Application to fingerprint - Framework



We need to find **distinguishers**, *i.e.*, pairs of instructions that:

- Exhibit different contention on different generations;
- Exhibit similar contention on different CPUs of the same generation.

Problem: We do not know how our WebAssembly instructions are translated.

We built a **framework**, testing 458 pairs of instructions for distinguishers and found **30**.

• Once we have these distinguishers, we create *generation fingerprints*, ie the behavior of the distinguishers for a given generation.



- Once we have these distinguishers, we create *generation fingerprints*, ie the behavior of the distinguishers for a given generation.
- We use it to train a *k*-NN model to classify unknown CPUs.



- Once we have these distinguishers, we create *generation fingerprints*, ie the behavior of the distinguishers for a given generation.
- We use it to train a *k*-NN model to classify unknown CPUs.
- We created a website to get these fingerprints: https://fp-cpu-gen.github.io/fp-cpu-gen
 Feel free to try and send us results!

ê
O



- Evaluation on 50 different CPUs, spanning 13 generations.
- Includes Intel CPUs and AMD.
- 92% accuracy.
- Highly stable and resistant to noise.

Software Diversification : JavaScript engine can reorder code while keeping functionality or add fences to the output.

Performance Counters Detection : We can detect when sequential port contention occurs by measuring backend-bound execution.



• Threat surface extension for port contention.

- Threat surface extension for port contention.
- Applications to browser fingerprinting.

- Threat surface extension for port contention.
- Applications to browser fingerprinting.
- Highly resistant to noise.

- Threat surface extension for port contention.
- Applications to browser fingerprinting.
- Highly resistant to noise.
- Maybe other SMT attacks can be leveraged with instruction-level parallelism?

Questions?

Contact me here: thomas.rokicki@irisa.fr

Feel free to read the paper for more technical details!

Find the code here:

https://github.com/MIAOUS-group/port-contention-without-smt



Credits for images:

- Vecteezy.com
- Veryicon.com